This problems are just examples and are not indicative of the exam that you will take. You will prepare better for the exam by first reading the chapters 6 and 7 and working on the textbook problems.

1. The following diagram shows four D-flip flops and four $4 \times 1$ multiplexers. The multiplexer inputs, output and select terminals are indicated by the letters $I$, $Y$, and $s$, respectively. Notice that the select lines $s_1s_0$ are common to all multiplexers. Complete the diagram so that the circuit operates as follows:

<table>
<thead>
<tr>
<th>$s_1s_0$</th>
<th>action</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Parallel load – loads parallel inputs into register</td>
</tr>
<tr>
<td>01</td>
<td>Hold – keeps the register contents</td>
</tr>
<tr>
<td>10</td>
<td>Negate – complements the register contents</td>
</tr>
<tr>
<td>11</td>
<td>Shift right; serial input is inserted in first (left) flip flop</td>
</tr>
</tbody>
</table>

2. The following diagram shows how a RAM chip is connected to a CPU that have 16-bit data and address buses.

- How many bytes of information can be stored in the RAM? Answer: 2048 bytes.
b) Determine the addresses that the CPU can use to read data from RAM. For each range, express the beginning and ending address in hex.

Answer: Five address bits are used to select the chip. One address bit is used to select read or write. Lower bound is $11111000000000 = \text{F800}$. Upper bound is $11111111111111 = \text{FBFF}$. Range is from F800 to FBFF.

c) Repeat part b, but for the addresses that the CPU can use to write data into RAM.

Answer: Lower bound is $01110000000000 = \text{7800}$. Upper bound is $01110111111111 = \text{7BFF}$. Range is from 7800 to 7BFF.

3. Determine the PLA programming table needed to implement the following two boolean functions. Minimize the number of product terms. Show all your work, including the Karnaugh maps used in the minimization.

\[ F_1(A, B, C, D) = \sum(1, 3, 4, 5, 7, 13, 15) \]
\[ F_2(A, B, C, D) = \sum(0, 2, 3, 6, 7, 8, 10, 11, 12, 14) \]

Answer:

The following K-maps

produce the following expressions:

\[ F_1 = A'B'C' + A'D + BD \]
\[ = A'B'C' + A'D + ABD \]
\[ = (AB' + CD' + B'D' + AD')' \]
\[ F_2 = B'D' + A'C + B'C + AD' \]
\[ = (A'BC' + ABD + C'D)' \]

Equation 2 is obtained by forming a group of two 1’s instead of the group of four 1’s used to obtain equation 1. To find the combination with least distinct terms, we compare the expressions. The result can be summarized as follows:

<table>
<thead>
<tr>
<th>$F_1$</th>
<th>$F_2$</th>
<th>distinct terms</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
</tbody>
</table>

So we select equation 2 for $F_1$ and equation 5 for $F_2$, which results in the following table.
4. Show how to use a ROM to implement a full-subtractor that finds the difference x-y between the two 1-bit inputs x and y, and accepts a borrow input bin. The output should be a 1-bit difference d and a 1-bit borrow bout. Fill the following table with the contents of the ROM. Specify how do you connect the variables to the chip's inputs and outputs on the schematic diagram, shown on the right-hand-side.

Answer: This is one possible way of solving the problem.

<table>
<thead>
<tr>
<th>Address</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>A2 A1 A0</td>
<td>O1 O0</td>
</tr>
<tr>
<td>0 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>0 0 1</td>
<td>1 1</td>
</tr>
<tr>
<td>0 1 0</td>
<td>1 1</td>
</tr>
<tr>
<td>0 1 1</td>
<td>0 1</td>
</tr>
<tr>
<td>1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 1</td>
<td>0 0</td>
</tr>
<tr>
<td>1 1 0</td>
<td>0 0</td>
</tr>
<tr>
<td>1 1 1</td>
<td>1 1</td>
</tr>
</tbody>
</table>

5. On the diagram shown below, specify and label the external connections that you would use to construct a 2-bit subtractor using two ROMs like the one developed in problem 4. The new circuit should accept two 2-bit numbers x1x0 and y1y0 and a borrow input bin. The output should be a 2-bit difference d1d0 and a 1-bit borrow bout. You should write on the diagram where would the input and output bits are to be connected and also how to connect the first ROM borrow output to the second ROM.

Answer: The following diagram shows how to connect the chips if you use the solution shown in problem 4.
6. The following sketch represents a 4-bit binary counter with parallel load and clear inputs. Applying a logic-1 in the “Load” input causes the signals in inputs $I_3I_2I_1I_0$ to be loaded into the counter. A logic-1 in the “Clear” input resets the count to 0000. A logic-1 at the “Count” input enables counting; a logic-0 at this input prevents counting. The device count appears in the outputs $A_3A_2A_1A_0$. Show how to construct a device that will count from 2 to 11 repetitively using this counter, by connecting inputs to logic-1, logic-0 or by adding external logic gates. Initially, your circuit might go through counts 0000 and 0001, but only the first time power is applied to the device.

7. The stimulus program shown below is used to simulate the binary counter with parallel load described in the module named “counter”. Going over the program, predict what would be the output of the counter and the carry output from $t=0$ to $t=155\text{ns}$.

```verbatim
//Binary counter with parallel load
module counter (Count,Load,IN,CLK,Clr,A,CO);
input Count,Load,CLK,Clr;
input [3:0] IN; //Data input
output CO; //Output carry
output [3:0] A; //Data output
reg [3:0] A;
assign CO = Count & ~Load & (A == 4'b1111);
always @(posedge CLK or negedge Clr)
if (~Clr) A = 4'b0000;
else if (Load) A = IN;
else if (Count) A=A+ 1'b1;
else A = A; // no change, default condition
endmodule
// Stimulus for testing counter
module testcounter;
```
reg Count, Load, CLK, Clr;
reg [3:0] IN ;
wire C0 ;
wire [3:0] A ;
counter cnt (Count, Load, IN, CLK, Clr, A, C0)
always
#5 CLK = ~CLK ;
initial
begin
  Clr = 0;
  CLK = 1;
  Load = 0; Count = 1;
  #5 Clr = 1;
  #50 Load = 1; IN = 4 ’b 1100;
  #10 Load = 0;
  #70 Count = 0;
  #20 $finish;
end
endmodule

Answer:
After 5 ns the Count signal becomes active, and until 50 ns the count increments every 10 ns on the positive edge of the clock. The count starts from 0 and it is 5 at 50 ns. The Load signal then becomes active at 55 ns and changes the count to 12 on the positive edge of the clock at 60 ns. Load becomes inactive at 65 ns and the counter increments the count to 13 on the following positive edge of the clock at 70 ns. After that the count increments by 1 every 10 ns until the Count signal goes low at 135 ns, stopping the count at 3.

8. A 12-bit Hamming code word containing 8 bits of data and 4 parity bits is read from memory. What was the original 8-bit data word that was written into memory if the 12-bit word read out is as follows:

   a) 101110000110
   
   Answer:

\[
\begin{align*}
C_1 &= XOR(b_1, b_3, b_5, b_7, b_9, b_{11}) = XOR(1, 1, 1, 0, 0, 1) = 0 \\
C_2 &= XOR(b_2, b_3, b_6, b_7, b_{10}, b_{11}) = XOR(0, 1, 0, 0, 1, 1) = 1 \\
C_4 &= XOR(b_4, b_5, b_6, b_7, b_{12}) = XOR(1, 1, 0, 0, 0) = 0 \\
C_8 &= XOR(b_8, b_9, b_{10}, b_{11}, b_{12}) = XOR(0, 0, 1, 1, 0) = 0
\end{align*}
\]

Bit number 0010_2 = 2_10 is in error. The correct Hamming code word is 111110000110. The data, which is obtained from the Hamming code word after removing the parity bits at positions 1, 2, 4 and 8, is \[11000110\] .

   b) 10111110100
   
   Answer:

\[
\begin{align*}
C_1 &= XOR(b_1, b_3, b_5, b_7, b_9, b_{11}) = XOR(1, 1, 1, 1, 0, 0) = 0 \\
C_2 &= XOR(b_2, b_3, b_6, b_7, b_{10}, b_{11}) = XOR(0, 1, 1, 1, 1, 0) = 0 \\
C_4 &= XOR(b_4, b_5, b_6, b_7, b_{12}) = XOR(1, 1, 1, 0) = 0 \\
C_8 &= XOR(b_8, b_9, b_{10}, b_{11}, b_{12}) = XOR(1, 0, 1, 0, 0) = 0
\end{align*}
\]

There are no errors. The data, which is obtained from the Hamming code word after removing the parity bits at positions 1, 2, 4 and 8, is \[11110100\] .
9. Draw the logic diagram of a 4-bit register with four D flip-flops and four $4 \times 1$ multiplexers with mode selection inputs $s_1$ and $s_0$. The register operates according to the following function table.

<table>
<thead>
<tr>
<th>$s_1s_0$</th>
<th>Register Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Complement the four outputs</td>
</tr>
<tr>
<td>01</td>
<td>Shift right</td>
</tr>
<tr>
<td>10</td>
<td>Shift left</td>
</tr>
<tr>
<td>11</td>
<td>Load parallel data</td>
</tr>
</tbody>
</table>

Answer:

![Logic Diagram of a 4-bit Register]

10. Mark the fuse map of the PAL, using the following sketch and indicating a connection with an X, to indicate how it should be programmed to implement the following Boolean functions, given in sum of minterms form:

\[
F_1(A, B, C, D) = \sum (7, 8, 9, 10, 11, 12, 13, 14, 15)
\]
\[
F_2(A, B, C, D) = \sum (2, 12, 13)
\]
\[
F_3(A, B, C, D) = \sum (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)
\]
\[
F_4(A, B, C, D) = \sum (1, 2, 8, 12, 13)
\]

 Appropriately label the inputs and outputs by writing the variable name inside the corresponding square. Show any other work in the next page.

Answer:
\( F_1 = A + BCD \)
\( F_2 = ABC' + A'B'CD' \)
\( F_3 = A'B + CD + B'D' \)
\( F_4 = AC'D' + A'B'C'D + ABC' + A'B'CD' = AC'D' + A'B'C'D + F_2 \)
$\boxed{X = \text{conexión}}$

$\boxed{X = \text{no usado}}$

Entradas:

- $ABC'\quad X\quad X$
- $A'B'CD'\quad X\quad X\quad X\quad X\quad X\quad X$
- $A'B\quad X$
- $BCD\quad X\quad X\quad X\quad X\quad X\quad X$
- $B'D'\quad X\quad X\quad X$
- $A'B'C'D\quad X\quad X\quad X\quad X\quad X\quad X$

Salidas:

- $F_2$
- $F_1$
- $F_3$
- $F_4$