

Practice Problem Set 1 for Exam 2

1. Design a sequence detector. The circuit has one 1-bit input x and one 1-bit output z . The output becomes a logic 1 for one clock cycle if the sequence **0010** (two 0, followed by a 1 and then by a 0) is detected in the input x . Overlapping sequences should be detected. Your solution should include:
 - a. state diagram and state transition table. Use sequential state codes.
 - b. K-maps to minimize the combinational part of the circuit for the least-significant state bit only using a JK flip flop. Show the resulting Boolean algebra equations for J and K.
 - c. Repeat part b for the second bit using a T flip flop.
2. Design a 3-bit UP/DOWN counter. The device has a single-bit input UP/DOWN. It should repeatedly count from 0 to 7 if the UP/DOWN is logic-1, and from 7 to 0 otherwise. Use T flip flops.
3. Design a circuit that will repeatedly go through the following binary sequence: 0, 1, 2, 4, 6. Use D-type flip flops.
4. Show how to implement a JK flip flop using a 2×1 multiplexer, inverters, and a D flip flop. (Hint: Use the flip flop's Q as the multiplexer's select bit)
5. A circuit has two JK flip flops, one input x and one output z . Determine the output sequence for an input sequence of 010110111011010 if the combinational part of the circuit is governed by the following logic equations:
 $J_A = Bx$ $K_A = B'x$ $J_B = A'x$ $K_B = A+x$ $z = Ax' + Bx$
6. Find the state diagram for a circuit capable of detecting the following sequences: 010 or 1001. The circuit's output should become logic-1 when either 010 or 1001 are received in its 1-bit serial input. Perform a state reduction step to eliminate any states that are not needed. Draw the diagram for (a) a Moore FSM, and (b) a Mealy FSM. Overlapping sequences are allowed.


Table 5-1
Flip-Flop Characteristic Tables

JK Flip-Flop			
J	K	$Q(t+1)$	
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement

D Flip-Flop		
D	$Q(t+1)$	
0	0	Reset
1	1	Set

T Flip-Flop		
T	$Q(t+1)$	
0	$Q(t)$	No change
1	$Q'(t)$	Complement

1



$S_0 = 000$
 $S_1 = 001$
 $S_2 = 010$
 $S_3 = 011$
 $S_4 = 100$

$Q(t)$	$Q(t+1)$	JK
0	0	0X
0	1	1X
1	0	X1
1	1	X0

pres. ABC	input x_{in}	next ABC	J_c	K_c	T_B	output Z
000	0	001	1	X	0	0
000	1	000	0	X	0	0
001	0	010	X	1	1	0
001	1	000	X	1	0	0
010	0	010	0	X	0	0
010	1	011	1	X	0	0
011	0	100	X	1	1	0
011	1	000	X	1	1	1
100	0	010	0	X	0	1
100	1	000	0	X	0	1

X \downarrow not used

J_c	AB	Cx	00	01	11	10
00	00	0	1	0	X	X
01	00	1	0	1	X	X
11	01	0	X	X	X	X
10	01	1	X	X	X	X

$J_c = Bx + A'B'x'$

K_c	AB	Cx	00	01	11	10
00	00	0	X	X	1	1
01	00	1	X	X	1	1
11	01	0	X	X	X	X
10	01	1	X	X	X	X

$K_c = 1$

T_B	AB	Cx	00	01	11	10
00	00	0	0	0	0	1
01	00	1	0	0	1	1
11	01	0	X	X	X	X
10	01	1	1	0	X	X

$T_B = Cx' + BC + Ax'$

2

UP/down	pres ABC	next ABC	$T_A T_B T_C$	UP/down	pres ABC	next ABC	$T_A T_B T_C$
0	000	111	111	1	000	001	001
0	001	000	001	1	001	010	011
0	010	001	011	1	010	011	001
0	011	010	001	1	011	100	111
0	100	011	111	1	100	101	001
0	101	100	001	1	101	110	011
0	110	101	011	1	110	111	001
0	111	110	001	1	111	000	111

let x_{in} be UP/DOWN

② cont.

TA

	BC			
Xin A	00	01	11	10
00	1	0	0	0
01	1	0	0	0
11	0	0	1	0
10	0	0	1	0

$$T_A = \bar{X}_{in} \bar{B} \bar{C} + X_{in} BC$$

TB

	BC			
Xin A	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	0	1	1	0
10	0	1	1	0

$$T_B = \bar{X}_{in} \bar{C} + X_{in} C$$

$$T_C = 1$$

③

present ABC	next ABC
000	001
001	010
010	100
100	110
110	000

011, 101 & 111 → X

DA

	BC			
A	00	01	11	10
0			X	X
1	X	X		

$$D_A = A\bar{B}C' + A'BC'$$

$$D_A = A\bar{B} + A'B$$

DB

	BC			
A	00	01	11	10
0		1	X	
1	1	X	X	


$$D_B = A\bar{B}C' + A'B$$

$$D_B = C + A\bar{B}$$

$$D_C = A'B'C'$$

Dc → only a single 1
no reduction possible

④




Q	J	K	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

when Q(t) = 0
D = J

when Q(t) = 1
D = K

⑤


J A K A	J B K B	pres AB	input X	next AB	output Z
0 0 0 0	0 0 0 0	00	0	00	0
0 0 0 0	0 0 0 0	00	1	01	0
0 1 1 1	0 0 0 0	01	0	01	0
0 1 1 1	0 0 0 0	01	1	10	1
0 0 0 1	1 0 0 0	10	0	10	1
0 0 0 1	1 0 0 0	10	1	00	1
0 0 0 1	1 1 0 0	11	0	10	0
0 0 0 1	1 1 0 0	11	1	10	1



010110111010 ← input seq.
00001000100010001 ← output seq.

(6) (a)

010 or 1001




	next		output	
	x=0	x=1	0	1
S ₀	S ₁	S ₄	0	
S ₁	S ₁	S ₂	0	
S ₂	S ₃	S ₄	0	
S ₃	S ₆	S ₂	1	
S ₄	S ₅	S ₄	0	
S ₅	S ₆	S ₂	0	
S ₆	S ₁	S ₇	0	
S ₇	S ₃	S ₄	1	

there are no equivalent states

note: output is only indicated for states where it is 1. States without an output have it equal to 0

(b)




	next		output	
	x=0	x=1	x=0	x=1
S ₀	S ₁	S ₂ S ₄	0	0
S ₁	S ₁	S ₂	0	0
S ₂	S ₃	S ₂ S ₄	1	0
S ₃	S ₆	S ₂	0	0
S ₄	S ₅	S ₄	0	0
S ₅	S ₆	S ₂	0	0
S ₆	S ₁	S ₇ S ₂	0	1
S ₇	S ₃	S ₄	1	0

S₇ & S₂ are equivalent
 S₅ & S₃ are equivalent
 S₄ & S₂ are equivalent

	next		output	
	x=0	x=1	x=0	x=1
S ₀	S ₁	S ₂		

6



	x=0	x=1	x=0	x=1
S ₀	S ₁	S ₄	0	0
S ₁	S ₁	S ₂	0	0
S ₂	S ₃	S ₄	1	0
S ₃	S ₆	S ₂	0	0
S ₄	S₅ S ₃	S ₄	0	0
S₅	S ₆	S ₂	0	0
S ₆	S ₁	S₇ S ₂	0	1
S₇	S ₃	S ₄	1	0

S₇ is equivalent to S₂
 S₅ is " " S₃

re-label S₆ as S₅

	X=0	X=1	X=0	X=1
S ₀	S ₁	S ₄	0	0
S ₁	S ₁	S ₂	0	0
S ₂	S ₃	S ₄	1	0
S ₃	S ₅	S ₂	0	0
S ₄	S ₃	S ₄	0	0
S ₅	S ₁	S ₂	0	1

new state diagram

