

Electrical and I/O Design

Conditions leading to malfunctioning in CMOS gates

- 1) Incorrect supply levels or power noise
 - 2) Input noise
 - 3) Faulty transistors / connections to transistors
 - 4) Incorrect ratios
 - 5) Charge sharing in clocked schemes
- CMOS will tolerate limited levels of power supply noise when powered by a well designed supply.
 - It was shown that

$$t_{Hl} + t_{LH} \approx K \cdot \frac{C_L}{\beta V_{DD}}$$

Recall $t_{sf} = \frac{C_L V_{DD}}{\beta_{EFF} (V_{DD} - V_T)^2}$

β_{EFF} { Transistor geometry
of transistors in series or parallel }

C_L { Driver size
No. of load gates
Wiring }

Fan-In and Fan-out:

Fan-in: Number of inputs in a single gate

Fan-out: Number of inputs being fed by a single output

Stage Ratio: Increase in transistor size in successive logic gates

The larger the fan-in the larger the stage ratio and the worse the delay because of the larger number of series transistors.

$$t_r = \frac{R_p}{n} (m n C_d + C_w + K C_s)$$



R_p = Effective pull-up resistance

n = Width multiplier for p-devices

K = fan-out

m = fan-in

$$C_G + C_D + C_W = C_L$$

Excluding C_W
















$$t_r = R_p C_0 m r + \frac{R_p C_0}{n} f(K) + \frac{R_p G}{n} K$$

with

$$r = \frac{C_d}{C_0}$$

$f(K)$ = a function of the fan-out

22.1A 200 SHEETS
22.1A 100 SHEETS




I/O Structures

- The design of I/O pads is a critical stage due to the large off-chip capacitances it typically drives.
- In most cases, pads are selected from a library, according to the process being used.
- Pad size is a function of the bonding wire size to be attached
Typical sizes 100 to 150 μ sq.
- Pad spacing determined by the minimum pitch at which the bonding machine can operate. Typical spaces 150 to 200 μ
- High pad counts achieved through interdigititation
- Pad styles:


CORE LIMITED: Associated I/O circuitry on pad sides

PAD LIMITED: " " " under pad towards IC center


ANYWHERE : Placed anywhere on the chip




(a)




(b)



(c)




(d)



(e)

- The widths of VDD and ground rails are computed from a worst case power dissipation analysis
- Multiple power supply pads provided to improve noise immunity
- Multiple vias on the interconnect reduces contact resistance
- In the I/O frame it is common practice to place the ground rail in the outermost track

50 SKILLS
100 SKILLS
200 SKILLS
22.141
22.142
22.144



Sample I/O pad config with

- Power rails
 - V_{DD}
 - GND
- Input Output signals

• A	• W
• B	• Y
• C	• Z


- Output Pads must have sufficient drive capability to achieve adequate rise and fall times.

$$\text{Recall } t_p = \frac{C_L V_{SWING}}{I_{av}} \Rightarrow \text{The larger } C_L \text{ the larger } I_{av} \text{ to maintain the same } t_p$$

- Proper I_{av} achieved through transistor sizing

$$\text{Recall } I_{av} \propto \beta = C_{ox} \mu \frac{W}{L} \rightarrow \text{transistor size}$$

- The large size of the pad driver usually requires an additional buffer to present a small capacitance to the internal circuit



- Due to large I/O currents, guard rings necessary around transistors to prevent latchup
- Large I/O transistors built from parallel smaller transistors
 - Why? - Shorter gate (poly) lines.
 - Parallel metal connections to avoid electromigration

Example layout of an output pad driver.

22.141 50 SWETS
22.142 100 SWETS
22.144 200 SWETS




Figure 8.17 Layout of final stage of bonding-pad driver. The plot on the right side is a magnification of the NMOS transistor connected between GND and Out. See also Colorplate 13.




Figure 3.3 A bonding pad using metal1 and metal2.


Input Pads

- Input buffers required to withstand/provide
 - High voltages } protection required
 - Static discharges }
 - High input impedance ($10^{12} - 10^{13} \Omega$)
- Large voltage accumulation due to input capacitance

$$V = \frac{I \cdot \Delta t}{C_g}$$

Example: $I = 10 \mu A$ $C_g = 0.03 \mu F$, $\Delta t = 1 \mu s \Rightarrow V = 330 V !!!$


- Protective circuit based on resistors & clamping diodes



- Diodes clamp the input voltage above V_{dd} and below V_{ss}
- Resistor limits the peak current
 - $R \approx 200 \Omega$ to $3 k\Omega$
- Capacitor symbolizes input capacitance. Note that
 - $R C$ time constant induced at input
 - Must be considered in the design of high-speed inputs.

• Construction:


- R : Polysilicon resistor
- Diodes formed with p^+ diff on an n^+ substrate
- Double guard rings used around input transistors



V_{dd} ← For diode formation




- Gate length (L) longer than usual to control breakdown ($\sim 50\text{V}$)
- A symbolic input pad layout



- Input pads for clock signals require special considerations:
 - Large internal loading
 - Fast rise and fall time requirements
- Techniques like
 - PLL-based clock re-synchronization & early clock inputs
 - Tri-state buffered multi clock inputs
 - Centralized, chip-wide clock driver

Approaches



Single driver



Four-sided (3-state)

down the center

- In a layout, the usual order is:
 - 1) Power rails (V_{DD} and GND)
 - 2) Clock distribution network
 - 3) Internal logic.


Tri-state & Bidirectional pads

- Necessary for bus contending signals




- Tri-state configuration makes output to float when OE = 0
 - Bi-directional buffer combines input and tri-state pads

- Tri-state pads can be conveniently used as
 - Input pads
 - Output pads
 - Tri-state pads
- Symbolic layout of a tri-state pad




Other types of pads

- Discretionary wiring pads
 - Pull-up or Pull-down based on long gate MOS
- Low set-up and hold times
 - Latch integrated in input pad
- Pads with hysteresis
 - Based on schmitt trigger circuit



- Operation based on different threshold voltages for PUN & PDN
- Reduced Voltage-swing pads used for fast transitions (ECL pads)



Stage Ratio Calculation

Consider the propagation delay of a CMOS inverter

$$t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

$$= \frac{C_L V_{DD}}{2} \left(\frac{1}{K_n (V_{DD} - V_{Tn})^2} + \frac{1}{K_p (V_{DD} - |V_{Tp}|)^2} \right)$$

Assuming $V_{DD} \gg |V_T|$


$$t_p \approx \frac{C_L}{2V_{DD}} \left(\frac{1}{K_n} + \frac{1}{K_p} \right) \Rightarrow \text{Driver circuit required to handle large loads (large } C_L\text{)}$$

Cascading Inverter Stages:

t_p optimization ($t_{PLH} = t_{PHL}$) achieved sizing K_p & K_n according to the

$\epsilon = \mu_n/\mu_p$ ratio. \leftarrow True only for a single gate

When multiple inverters are cascaded :



$$C_L = (C_{p1} + C_{n1}) + (C_{p2} + C_{n2}) + C_W$$

Assuming PMOS α times wider than NMOS

$$\alpha = \frac{W_p/L_p}{W_n/L_n} \Rightarrow C_{p1} = \alpha C_{n1}, C_{p2} = \alpha C_{n2}$$

$$\Rightarrow C_L = (\alpha + 1)(C_{n1} + C_{n2}) + C_W = (\alpha + 1)(C_n + C_W)$$



$$\text{where } C_n = C_{n1} + C_{n2}$$

$$\Rightarrow t_p = \frac{(\alpha + 1)(C_n + C_W)}{2V_{DD}} \left(\frac{1}{K_n} + \frac{1}{K_p} \right) = \frac{(\alpha + 1)C_n + C_W}{2V_{DD}K_n} \left(1 + \frac{\epsilon}{\alpha} \right) \quad \left\{ \begin{array}{l} \text{Using } \frac{W_p}{L_p} = \alpha \frac{W_n}{L_n} \\ \text{and } \mu_p = \mu_n/\epsilon \\ K_p = \frac{\epsilon}{\alpha} K_n \end{array} \right.$$

taking $\partial t_p / \partial \alpha = 0$ and isolating α^* $\alpha^* = \sqrt{\epsilon(1 + \frac{C_W}{C_n})}$

When $C_W \ll C_n$, $\alpha^* \rightarrow \sqrt{\epsilon}$ \leftarrow True in inverter chains.

Note that for $\epsilon = 2.5$, $\alpha^* = 1.6 \Rightarrow$ Optimal t_p does not occur for the symmetrical case.

Single Inverter as Driver

Assume: $C_L = x C_i$, $W_p = \alpha W_n$

(Driver transistors are u times larger than logic)

Find the value of u that optimizes $t_p = t_{p_{\text{logic}}} + t_{p_{\text{drv}}}$

Let t_{p_0} be the propagation delay of a minimum-size gate with a unit fan-out. Then

$$t_p \approx u t_{p_0} + \underbrace{\frac{x}{u} t_{p_0}}_{\text{logic}} = \left(u + \frac{x}{u}\right) t_{p_0}$$

- The logic stage will be u times slower because of the increased driver size
- The driver itself benefits from u to drive the x -times larger load.

To find the optimal size make $\frac{dt_p}{du} = 0$ and solve for u^*

$$\frac{dt_p}{du} = \left(1 - \frac{v}{u^2}\right) t_{p_0} \therefore u^* = \sqrt{x} \quad \text{making } t_p^* = 2\sqrt{x} t_{p_0}$$

When deciding whether or not to introduce a buffer-driver, just compare the single delay case versus the logic-driver case.

So it'll be worth only if $x t_{p_0} > 2\sqrt{x} t_{p_0} \therefore x > 4$ justifies the buffer insertion


Multi-stage Buffer-driver

When C_L is too large, a single buffer might still yield poor t_p

Example: $x = 1000 \therefore t_p^* = 2\sqrt{10^3} t_{p_0} = 64 t_{p_0} < 1000 t_{p_0}$
 \uparrow still large

Solution: insert N stages.





- Divide the delay equally by N stages. Achieved by scaling-up all stages by a constant factor u .

Thus for each stage $t_{p,stag} = u \cdot t_{p0}$, where $u = C_{out}/C_{in}$.

- For the last stage, $C_L = x C_{in} = u^N C_{in}$, yielding

$$t_p = N \cdot u \cdot t_{p0} \text{, and } N = \frac{\ln(x)}{\ln(u)}$$

- Make

$$\frac{dt}{du} = \frac{\partial}{\partial u} \left[u \cdot \frac{\ln(x)}{\ln(u)} \right] t_{p0} = 0 \therefore u^* = e = 2.7182$$

and

$$t_p^* = e \ln(x) t_{p0} = e \ln(\frac{C_L}{C_{in}}) t_{p0}$$

Optimal Buffer Design : Consecutive stages scale-up exponentially.

In practice, $u=3$ or $u=4$ are rather accepted:




Figure 8.13 t_p/t_{p0} versus u for various values of x .

Table 8.4 t_{opt}/t_{p0} versus x for various driver configurations.

x	Unbuffered	Single Buffer	Cascaded Buffers
10	10	6.3	6.3
100	100	20	12.5
1000	1000	63	18.8
10,000	10,000	200	25.0