


Chapter #7: Sequential Logic Case Studies

Contemporary Logic Design


No. 7-1

Storage Register

Group of storage elements read/written as a unit




**4-bit register constructed from 4 D FFs
Shared clock and clear lines**



No. 7-2


Input/Output Variations

Selective Load Capability
Tri-state or Open Collector Outputs
True and Complementary Outputs



**74377 Octal D-type FFs
with input enable**

*EN enabled low and
lo-to-hi clock transition
to load new data into
register*




**74374 Octal D-type FFs
with output enable**

*OE asserted low
presents FF state to
output pins; otherwise
high impedance*

No. 7-3

Register Files

Two dimensional array of flipflops
Address used as index to a particular word
Word contents read or written



**74670 4x4 Register File with
Tri-state Outputs**


Separate Read and Write Enables
Separate Read and Write Address
Data Input, Q Outputs

Contains 16 D-ffs, organized as
four rows (words) of four elements (bits)

No. 7-4


Shift Registers

Storage + ability to circulate data among storage elements



Shift from left storage element to right neighbor on every lo-to-hi transition on shift signal

Wrap around from rightmost element to leftmost element




Master Slave FFs: sample inputs while clock is high; change outputs on falling edge

No. 7-5

Shift Register I/O

Serial vs. Parallel Inputs
Serial vs. Parallel Outputs
Shift Direction: Left vs. Right



74194 4-bit Universal Shift Register

Serial Inputs: LSI, RSI
Parallel Inputs: D, C, B, A
Parallel Outputs: QD, QC, QB, QA
Clear Signal
Positive Edge Triggered Devices

S_1, S_0 determine the shift function

$S_1 = 1, S_0 = 1$: Load on rising clk edge
synchronous load

$S_1 = 1, S_0 = 0$: shift left on rising clk edge
 LSI replaces element D

$S_1 = 0, S_0 = 1$: shift right on rising clk edge
 RSI replaces element A


$S_1 = 0, S_0 = 0$: hold state

Multiplexing logic on input to each FF!

Shifters well suited for serial-to-parallel conversions, such as terminal to computer communications

No. 7-6

Shift Register Application: Parallel to Serial Conversion



No. 7-7


Counters

- Proceed through a well-defined sequence of states in response to count signal
- 3 Bit Up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
- 3 Bit Down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...
- Binary vs. BCD vs. Gray Code Counters

A counter is a "degenerate" finite state machine/sequential circuit where the state *is* the only output

No. 7-8


Johnson (Mobius) Counter



8 possible states, single bit change per state, useful for avoiding glitches

No. 7-9

Catalog Counter



74163 Synchronous
4-Bit Upcounter

Synchronous Load and Clear Inputs

Positive Edge Triggered FFs

Parallel Load Data from D, C, B, A


P, T Enable Inputs: both must be asserted to enable counting

RCO: asserted when counter enters its highest state 1111, used for cascading counters "Ripple Carry Output"

74161: similar in function, asynchronous load and reset

No. 7-10

74163 Detailed Timing Diagram



No. 7-11

Counter Design Procedure


Introduction

This procedure can be generalized to implement ANY finite state machine

**Counters are a very simple way to start:
no decisions on what state to advance to next
current state is the output**

No. 7-12

Example: 3-bit Binary Upcounter



Decide to implement with Toggle Flipflops

What inputs must be presented to the T FFs to get them to change to the desired state bit?

This is called "Remapping the Next State Function"

No. 7-13


Counter Design Procedure

Introduction

This procedure can be generalized to implement ANY finite state machine

Counters are a very simple way to start:
no decisions on what state to advance to next
current state is the output

Example: 3-bit Binary Upcounter






Decide to implement with Toggle Flipflops

What inputs must be presented to the T FFs to get them to change to the desired state bit?


This is called "Remapping the Next State Function"

No. 7-14


K-maps for Toggle Inputs:



Resulting Logic Circuit:



Timing Diagram:




No. 7-15

More Complex Count Sequence

Step 1: Derive the State Transition Diagram

Count sequence: 000, 010, 011, 101, 110




Present State		Next State		
C	B	C+	+	+
0	0	0	1	0
0	1	0	1	1
0	1	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	0	0
1	1	0	0	0

Step 2: State Transition Table

No. 7-16

Step 1: Derive the State Transition Diagram

Sequence: 000, 010, 011, 101, 110



Step 2: State Transition Table

Present State			Next State		
C	B	A	C+	B+	A+
0	0	0	0	1	0
0	0	1	X	X	X
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	X	X	X
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	X	X	X

Note the Don't Care conditions

No. 7-17

Step 3: K-Maps for Next State Functions

A	CB			
	00	01	11	10
0				
1				

C+ =

A	CB			
	00	01	11	10
0				
1				


B+ =

A	CB			
	00	01	11	10
0				
1				

A+ =

No. 7-18

Step 3: K-Maps for Next State Functions



No. 7-19

Step 4: Choose Flipflop Type for Implementation Use Excitation Table to Remap Next State Functions

Q	Q+	T
0	0	0
0	1	1
1	0	1
1	1	0

Toggle Excitation Table

Present State			Toggle Inputs		
C	B	A	TC	B	A
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Remapped Next State Functions

No. 7-20

Counter Design Procedure

More Complex Counter Sequencing

Step 4: Choose Flipflop Type for Implementation
Use Excitation Table to Remap Next State Functions

Q	Q*	T
0	0	0
0	1	1
1	0	1
1	1	0

Toggle Excitation Table

Present State			Toggle Inputs		
C	B	A	TC	B	A
0	0	0	0	0	0
0	0	1	X	0	0
0	1	0	0	1	0
0	1	1	1	1	0
1	0	0	X	0	0
1	0	1	0	0	1
1	1	0	1	0	1
1	1	1	X	0	0

Remapped Next State Functions

No. 7-21

Remapped K-Maps

A	CB			
	00	01	11	10
0				
1				

TC

A	CB			
	00	01	11	10
0				
1				

TB

A	CB			
	00	01	11	10
0				
1				

TA

TC =

TB =

TA =

No. 7-22

Remapped K-Maps

Three remapped Karnaugh maps for variables A, B, and C are shown, illustrating the implementation of carry logic for a 3-bit adder.

TC (Top Left): The map shows the carry-out of the first stage. The minterms are $\bar{A}\bar{B}C$ and $A\bar{B}C$, which simplifies to $\bar{B}C$.

TB (Top Right): The map shows the carry into the next stage. The minterms are $\bar{A}B\bar{C}$, $\bar{A}BC$, $AB\bar{C}$, and ABC , which simplifies to $\bar{A}B + AB$.

TA (Bottom Left): The map shows the carry into the next stage. The minterms are $\bar{A}\bar{B}C$, $\bar{A}B\bar{C}$, $A\bar{B}C$, and $AB\bar{C}$, which simplifies to $\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C}$.

$$TC = \bar{A}\bar{B}C + A\bar{B}C = \bar{B}C$$

$$TB = \bar{A}B\bar{C} + \bar{A}BC + AB\bar{C} + ABC = \bar{A}B + AB$$

$$TA = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C}$$
[illegible]

Self-Starting Counters

Start-Up States


At power-up, counter may be in possible state

Designer must guarantee that it (eventually) enters a valid state

Especially a problem for counters that validly use a subset of states

Self-Starting Solution:

Design counter so that even the invalid states eventually transition to valid state




Implementation
in Previous
Slide!

Two Self-Starting State Transition Diagrams
for the Example Counter

No. 7-25

Self-Starting Counters

Deriving State Transition Table from Don't Care Assignment



No. 7-26

Implementation with Different Kinds of FFs

R-S Flipflops

Continuing with the 000, 010, 011, 101, 110, 000, ... counter example

				Present State			Next State			Remapped Next State					
				C	B	A	C+	B+	A+	R	SC	R	SB	R	SA
Q	Q+	R	S	0	0	0	0	0	0						
0	1	0	1	0	0	1	X	0	0						
1	0	1	0	0	1	0	0	1	0						
1	1	0	X	0	1	1	1	1	1						
$Q+ = S + R\bar{Q}$				1	0	0	X	0	0						
				1	0	1	1	1	1						
				1	1	0	0	0	0						
				1	1	1	X	0	0						

RS Exitation Table

Remapped Next State Functions

No. 7-27

Implementation with Different Kinds of FFs

R-S Flipflops

Continuing with the 000, 010, 011, 101, 110, 000, ... counter example

				Present State			Next State			Remapped Next State					
				C	B	A	C+	B+	A+	R	SC	R	SB	R	SA
Q	Q+	R	S	0	0	0	0	0	0	X	0	0	1	X	0
0	1	0	1	0	0	1	X	0	0	X	X	X	X	X	X
1	0	1	0	0	1	0	0	1	0	X	0	0	X	0	1
1	1	0	X	0	1	1	1	1	1	0	1	1	0	0	X
$Q+ = S + R\bar{Q}$				1	0	0	X	0	0	X	X	X	X	X	X
				1	0	1	1	1	1	0	X	0	1	1	0
				1	1	0	0	0	0	1	0	1	0	X	0
				1	1	1	X	0	0	X	X	X	X	X	X

RS Exitation Table

Remapped Next State Functions

No. 7-28

Implementation with Different Kinds of FFs

RS FFs Continued

A \ CB	00	01	11	10
0				
1				

RC

A \ CB	00	01	11	10
0				
1				

SC

A \ CB	00	01	11	10
0				
1				

RB

A \ CB	00	01	11	10
0				
1				

SB

A \ CB	00	01	11	10
0				
1				

RA

A \ CB	00	01	11	10
0				
1				

SA

RC =

SC =

RB =

SB =

RA =

SA =

No. 7-29

Implementation with Different Kinds of FFs

RS FFs Continued

A \ CB	00	01	11	10
0	X	X	1	X
1	X	0	X	

RC

A \ CB	00	01	11	10
0	0	0	0	X
1	X	1	X	X

SC

A \ CB	00	01	11	10
0	0	0	0	1
1	X	1	X	X

RB

A \ CB	00	01	11	10
0	1	X	0	X
1	X	0	X	

SB

A \ CB	00	01	11	10
0	X	0	X	X
1	X	0	X	

RA

A \ CB	00	01	11	10
0	0	1	0	X
1	X	X	X	

SA

RC = \bar{A}

SC = A

RB = $A \bar{B} + B C$

SB = \bar{B}


RA = C

SA = $B \bar{C}$

No. 7-30

Implementation With Different Kinds of FFs

RS FFs Continued



Resulting Logic Level Implementation:
3 Gates, 11 Input Literals + Flipflop connections

No. 7-31

Implementation with Different FF Types

J-K FFs

Q	Q+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$Q+ = JQ + KQ$$

J-K Excitation Table

Present State			Next State			Remapped Next State					
C	J	K	C+	J+	K+	Ji	Kc	Ji	Kb	Ji	Ka
0	0	0	0	0	0						
0	0	1	X	0	0						
0	1	0	0	1	0						
0	1	1	1	1	0						
1	0	0	X	0	0						
1	0	1	1	0	0						
1	1	0	0	1	1						
1	1	1	X	0	0						

Remapped Next State Functions

No. 7-32

Implementation with Different FF Types

J-K FFs

Q	Q+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$Q^+ = J\bar{Q} + KQ$$

J-K Excitation Table

Present State			Next State			Remapped Next State					
C	J	K	C+	J+	K+	Ji	Kc	Jl	KB	Ji	KA
0	0	0	0	1	0	0	X	1	X	0	X
0	0	1	X	0	0	X	X	X	X	X	X
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	1	1	X	X	1	X	0
1	0	0	X	0	0	X	X	X	X	X	X
1	0	1	1	1	1	X	0	1	X	X	1
1	1	0	0	0	1	X	1	X	1	0	X
1	1	1	X	0	0	X	X	X	X	X	X

Remapped Next State Functions

No. 7-33

Implementation with Different FF Types

J-K FFs Continued

A	CB			
	00	01	11	10
0				
1				

JC

A	CB			
	00	01	11	10
0				
1				

KC

A	CB			
	00	01	11	10
0				
1				

JB

A	CB			
	00	01	11	10
0				
1				

KB

A	CB			
	00	01	11	10
0				
1				

JA

A	CB			
	00	01	11	10
0				
1				

KA

JC =

KC =

JB =


KB =

JA =

KA =

No. 7-34


J-K FFs Continued



$$\begin{aligned} JC &= A \\ KC &= \overline{A} \\ JB &= 1 \\ KB &= A + C \\ JA &= B \overline{C} \\ KA &= C \end{aligned}$$

No. 7-35

J-K FFs Continued



Resulting Logic Level Implementation:
2 Gates, 10 Input Literals + Flipflop Connections

No. 7-36

Implementation with Different FF Types


D FFs

Simplest Design Procedure: No remapping needed!

$$DC = A$$

$$DB = \overline{A} \overline{C} + \overline{B}$$

$$DA = B \overline{C}$$



**Resulting Logic Level Implementation:
3 Gates, 8 Input Literals + Flipflop connections**

No. 7-37

Implementation with Different FF Types

Comparison


- T FFs well suited for straightforward binary counters
But yielded worst gate and literal count for this example!
- No reason to choose R-S over J-K FFs: it is a proper subset of J-K
R-S FFs don't really exist anyway
J-K FFs yielded lowest gate count
Tend to yield best choice for packaged logic where gate count is key
- D FFs yield simplest design procedure
Best literal count
D storage devices very transistor efficient in VLSI
Best choice where area/literal count is the key

No. 7-38


Asynchronous vs. Synchronous Counters

Ripple Counters

Deceptively attractive alternative to synchronous design style



Count signal ripples from left to right





State transitions are not sharp!

Can lead to "spiked outputs" from combinational logic decoding the counter's state

No. 7-39

Asynchronous vs. Synchronous Counters

Cascaded Synchronous Counters with Ripple Carry Outputs



First stage RCO enables second stage for counting

RCO asserted soon after stage enters state 1111

also a function of the T Enable

Downstream stages lag in their 1111 to 0000 transitions

Affects Count period and decoding logic


No. 7-40

Asynchronous vs. Synchronous Counters


The Power of Synchronous Clear and Load

Starting Offset Counters:

e.g., 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1111, 0110, ...



0110
is the state
to be loaded



Use RCO signal to trigger Load of a new state

Since 74163 Load is synchronous, state changes only on the next rising clock edge


No. 7-41

Asynchronous vs. Synchronous Counters


Offset Counters Continued

Ending Offset Counter:


e.g., 0000, 0001, 0010, ..., 1100, 1101, 0000



Decode state to
determine when to
reset to 0000



Clear signal takes effect on the rising count edge



Replace '163 with '161, Counter with Async Clear
Clear takes effect immediately!

No. 7-42