
Chapter #7: Sequential Logic Case Studies

Contemporary Logic Design

No. 7-1

Storage Register


Group of storage elements read/written as a unit



4-bit register constructed from 4 D FFs Shared clock and clear lines


Input/Output Variations

Selective Load Capability
Tri-state or Open Collector Outputs
True and Complementary Outputs



74377 Octal D-type FFs with input enable

EN enabled low and lo-to-hi clock transition to load new data into register



74374 Octal D-type FFs with output enable

OE asserted low presents FF state to output pins; otherwise high impedence

No. 7-3

Register Files


Two dimensional array of flipflops Address used as index to a particular word Word contents read or written


		670		
11 ₄	RE RB			
5 12 13	RA WE WB			
14	WA			
3 2	D4 D3		Q4 Q3	6 7
15 15	D2 D1		Q2 Q1	9 10


Separate Read and Write Enables Separate Read and Write Address Data Input, Q Outputs

Contains 16 D-ffs, organized as four rows (words) of four elements (bits)

74670 4x4 Register File with Tri-state Outputs










Counters

- Proceed through a well-defined sequence of states in response to count signal
- 3 Bit Up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
- 3 Bit Down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...
- Binary vs. BCD vs. Gray Code Counters

A counter is a "degenerate" finite state machine/sequential circuit where the state *is* the only output







74163 Synchronous 4-Bit Upcounter **Synchronous Load and Clear Inputs**


Positive Edge Triggered FFs

Parallel Load Data from D, C, B, A

P, T Enable Inputs: both must be asserted to enable counting

RCO: asserted when counter enters its highest state 1111, used for cascading counters "Ripple Carry Output"

74161: similar in function, asynchronous load and reset




Counter Design Procedure

Introduction

This procedure can be generalized to implement ANY finite state machine

Counters are a very simple way to start: no decisions on what state to advance to next current state is the output

Example: 3-bit Binary Upcounter



Table

Decide to implement with Toggle Flipflops

What inputs must be presented to the T FFs to get them to change to the desired state bit?

This is called "Remapping the Next State Function"

Counter Design Procedure

Introduction


Diagram

This procedure can be generalized to implement ANY finite state machine

Input Table

Counters are a very simple way to start: no decisions on what state to advance to next current state is the output


Example: 3-bit Binary Upcounter





Decide to implement with Toggle Flipflops


What inputs must be presented to the TFFs to get them to change to the desired state bit?

This is called "Remapping the Next State Function"









Step 3: K-Maps for Next State Functions

No. 7-19

Step 4: Choose Flipflop Type for Implementation
Use Excitation Table to Remap Next State Functions



Toggle Excitation Table

	ser		Toggle Inputs			
C	3		TC	В	A	
0))	1		-1012	
0)		Į.			
0	1)	ĵ			
0	1	Ü				
1)	1	ğ			
1)	1	ĵ			
1	1)				
1	1	E	Į.			

Remapped Next State Functions

Counter Design Procedure

More Complex Counter Sequencing

Step 4: Choose Flipflop Type for Implementation
Use Excitation Table to Remap Next State Functions




Toggle Excitation Table


	ese State		To In		
C	3		TC	В	A
0))	0)
0	1		X	((
0)	0)	
0	1		1)
1	1	1	X	((
1)		0		
1	1)	1)
1	1	E	X	(


Remapped Next State Functions


No. 7-21


Remapped K-Maps











Self-Starting Counters

Start-Up States


At power-up, counter may be in possible state

Designer must guarantee that it (eventually) enters a valid state

Especially a problem for counters that validly use a subset of states

Self-Starting Solution:

Design counter so that even the invalid states eventually transition to valid state




Two Self-Starting State Transition Diagrams for the Example Counter

N- 705

Self-Starting Counters

Deriving State Transition Table from Don't Care Assignment



Implementation with Different Kinds of FFs

R-S Flipflops

Continuing with the 000, 010, 011, 101, 110, 000, ... counter example

Q	Q+	В	S					
0	0	X	0					
0	1	0	1					
1	0	1	0					
1	1	0	X					
Q+=S+RQ								

RS Exitation Table

Present State				Next State		Remapped Next State					е
C	3		C+	+		R	SC	R	SB	R	SA
0))	0	1)	1		1		3	
0)	B	X	((j	
0	1)	0	1				3		3	
0	18	B	1)	E	1		li .		1	
1))	X	((3		Ĭ.		1	
1)	18	1)			8		1	
1)	0))			8			
1	1	Ŕ	X	((1		품		Ŋ	

Remapped Next State Functions

No. 7-27

Implementation with Different Kinds of FFs

R-S Flipflops


Continuing with the 000, 010, 011, 101, 110, 000, ... counter example


Q	Q+	В	5
0	0	X	0
0	1	0	1
1	0	1	0
1	1	0	X


RS Exitation Table


Present State		Next State			Remapped Next State					е	
C	3		C+	+		R	SC	R	SB	R.	SA
0))	0	1)	X	0	0	1	X	0
0)	B	X	((X	×	×	X	×	×
0)	0	Ü	Ü	X	0	0	X	0	1
0		B	1)	E	0	1	1	0	0	X
1))	X	((×	X	×	X	×	X
1)	100	1	1)	0	X	0	1	1	0
1	1)	0))	1	0	1	0	×	0
1	- 13	Ě	X	((X	X	X	X	X	X


Remapped Next State Functions




















Implementation with Different FF Types


D FFs

Simplest Design Procedure: No remapping needed!

$$DC = A$$

$$DB = AC + B$$

$$DA = BC$$



Resulting Logic Level Implementation: 3 Gates, 8 Input Literals + Flipflop connections

No. 7-37

Implementation with Different FF Types

Comparison

- T FFs well suited for straightforward binary counters
 But yielded worst gate and literal count for this example!
- No reason to choose R-S over J-K FFs: it is a proper subset of J-K
 R-S FFs don't really exist anyway

J-K FFs yielded lowest gate count

Tend to yield best choice for packaged logic where gate count is key

• D FFs yield simplest design procedure

Best literal count

D storage devices very transistor efficient in VLSI

Best choice where area/literal count is the key

